Abstract-Many wireless vision sensor networks (WVSNs) applications are characterized to have a low duty cycling. An individual wireless vision senor node (VSN) in WVSN is required to complete the tasks as quickly as possible. The execution of the tasks can be speeded up by exploiting the inherited parallelism in the tasks by using a hardware platform such as field-programmable gate array (FPGA). Traditionally, SRAM FPGAs are considered to be inefficient for duty cycled applications. This paper presents a low-complexity, energyefficient, and reconfigurable VSN architecture based on SRAM FPGA using a design matrix, which includes tasks' partitioning, a low-complexity background subtraction, bilevel coding, and duty cycling. 
the requirements, a VSN can make decisions [6] or transmit data to a user/server for further analysis [2] , [5] , [9] . As compared to traditional vision monitoring systems, which use wired communication and wall power supply, VSNs are interconnected with each other using a wireless link. In the presence of limited resources, such as processing, memory, and wireless bandwidth, a VSN is often expected to operate for a greater length of time on the available limited energy. In many scenarios, i.e., too many nodes, hazardous environment, and so on, the battery replacement/recharging is not feasible. Hence, the lifetime is a critical issue in relation to VSN and has been extensively studied in [10] and [11] . The typical lifetime of a VSN can vary from a few days to a few years, depending on the application requirement [12] .
In order to extend the lifetime of a VSN, researchers generally employ two strategies [2] [3] [4] [5] , [9] , [13] . In the first strategy, as shown in Fig. 1(a) , no local processing is performed on the VSN and raw data is transmitted to the server for processing. This strategy has a smaller design complexity and consumes a smaller processing energy. However, this strategy consumes a greater communication energy because of the large amount of data being transmitted [3] , [4] . In the second strategy, depicted in Fig. 1(b) , all the required vision tasks are performed on the VSN and only the final features are transmitted to the server for analysis [9] , [13] . This strategy consumes a smaller communication energy. However, it consumes a greater processing energy on the currently available software platforms and has a high design complexity with regards to the hardware platforms [2] .
In comparison to the two strategies mentioned, the balanced approach is to partition the processing load between the VSN and server as shown in Fig. 1(c) . This approach assists in energy reduction and design complexity on a hardware platform and offers a generic architecture for this type of machine vision system [2] , [3] , [5] , [14] , which has the ability to classify objects using binary data [30] . In this paper, the approach shown in Fig. 1 (c) has been employed for VSN implementation. In relation to implementation, a VSN can be realized using either software or hardware platforms, or both. On a software platform, the design and development time is smaller because of the availability of ready to use image processing libraries. However, traditional software platforms perform computation sequentially, often one job at a time and cannot efficiently handle the VSNs front end tasks, which account for a huge amount of data [15] . For low-power systems, i.e., VSN, the requirement is to finish tasks as quickly as possible so that the platform can be switched to a low-power state in order to conserve energy [16] . The faster processing can be achieved by exploiting the inherited parallelism in the front end tasks using platform, which offers parallel computation. Hardware platforms, i.e., application specific integrated circuits (ASICs) and fieldprogrammable gate arrays (FPGAs) offer such parallel computation. ASICs have low-power solutions and high performance as compared with FPGAs. However, the nonrecurring engineering, cost for a low-volume product is high and ASIC solutions are also inflexible with regards to any modifications. On the other hand, FPGAs offer parallel computing but still retain programmability of software at a relatively low cost [15] , [17] , [18] . These characteristics make FPGA a good choice for embedded vision processing [15] , [17] .
FPGA technology varies from vendor to vendor and their classification is based on the configuration method [19] . The major FPGA technologies include FLASH-and SRAM-based FPGAs. FLASH-based FPGAs store their configuration in logic gates. There is no requirement to download the configuration at each power-up [18] , [20] . These characteristics make a FLASH-based FPGA suitable for duty cycle applications. On the other hand, SRAM-based FPGAs are volatile and require reconfiguration for each power-up cycle from the nonvolatile memory [19] . These characteristics contribute to greater configuration and sleep energy, which prohibits the use of SRAM-based FPGA for duty cycled applications [15] , [21] . The advantages of SRAM-based FPGAs include greater variation in device sizes, greater support, and high performance because of advanced process technology as compared with FLASH-based FPGAs [5] . Therefore, it is necessary to investigate techniques for employing SRAM-based FPGA in duty cycled WVSN applications. In this paper, our goal is to investigate the use of SRAM-based FPGA for duty cycled WVSN applications. VSN architecture with SRAM-based FPGA requires special consideration for the implementation of vision tasks because of the nonvolatility and greater configuration time. The traditional background subtraction techniques, i.e., recursive and nonrecursive techniques are expensive [22] and require the generation of a background at each power-up cycle, which contributes to extra energy when there is no change in the background. In this paper, we also investigated and developed a lowcomplexity and low-power background subtraction technique for the SRAM FPGA-based VSN. Following this, Section II presents related work. Section III provides experimental work. Section IV describes the VSN architecture. Section V discusses the results. Section VI concludes the paper.
II. RELATED WORK
A number of VSN implementation strategies have been proposed by researchers in order to reduce the processing and communication energy consumption. Gasparini et al. [5] used a bilevel CMOS vision sensor of 128 × 64 resolution to capture the images and then perform binary processing on a FLASH-based FPGA and proposed design principles for VSN in the context of a long-lifetime. However, no discussion is provided regarding the use of SRAM FPGA for their work. Kerhet et al. [8] proposed a VSN, MicrelEye, for cooperative video processing applications. The vision tasks were processed on the SRAM FPGA and a microcontroller, whereas for data transmission, a Bluetooth radio was used. The authors provided the VSN results for active duration but a discussion relating to the whole duty cycle is missing. Sánchez et al. [23] proposed a video sensor node, which uses two digital signal processors (DSPs) for image processing tasks and an FPGA for controlling the interconnection and image data flow and focused on the efficiency of the VSN tasks. Casares and Velipasalar [24] presented a lightweight and resource efficient foreground object detection and tracking algorithm for WVSN applications, where they used a CMOS image sensor for data capturing and a microprocessor with embedded Linux for processing. Bakkali and Carmona-Galaì [7] processed the tasks with a regular computational flow on an array of processing elements and processed the tasks with small amounts of data on a 32-bit NIOS-II, reduced instruction set computing processor. Stanford's MeshEye node [25] uses two kilopixel imagers for low-resolution images and one high-resolution camera module for capturing detailed object snapshots. MeshEye quantifies the reduction in energy consumption through the usage of a hybrid-resolution vision system. However, the hybrid vision system would suffer from calibration issues as variations in optics and alignment in image sensors would cause a problem in relation to object detection in the initial phase. Rowe et al. [13] presented a low-cost, open source embedded vision platform called CMUcam3 with their own optimized C library. The bottleneck in the CMUcam3 is based on the limited RAM and reduced computation speed, which is not sufficient for complex vision tasks. Kandhalu et al. [9] employed a platform called DSPcam, which performs local processing in order to detect the event and will annotate the video stream for the operator in the observation station in the network. Juan et al. [21] investigated a SRAM-based FPGA for VSN in the context of duty cycling but their investigation is not based on a real application environment. A discussion about the comparison of different VSN systems with respect to the proposed VSN can be found in Section V.
In related work, a number of authors reported VSN systems with general purpose microprocessors, which are considered to be good in terms of flexibility and ease of use. However, the energy efficiency of microprocessor-based systems is lower as compared with hardware-implemented VSN systems [2] , [5] , [8] . The authors who used SRAM FPGA for VSN chose to report algorithms efficiency and energy consumption in the active state and the discussion about the transition states and sleep states is missing. To the best of our knowledge, our work is the first to consider the overall energy reduction in active, transition and sleep states for SRAM FPGA-based VSN with real applications scenarios. This will assist in evaluating the lifetime of VSN in a realistic manner.
III. EXPERIMENTAL SETUP
The following are the main components of the experimental work.
A. Applications Description
The target area for the analysis of this paper is machine vision applications in which objects can be classified using binary data. For proof of concept, three test cases, i.e., particle detection in an industrial machinery, remote meter reading and people counting have been used. All these cases represent machine vision applications in which the objects are changing slowly and lighting conditions are controlled and for which an external LED flash light is used in order to achieve a high signal-to-noise, ratio.
1) Industrial Machine Monitoring:
Compared to a wired solution in industry, the wireless solutions offer many advantages such as flexibility in installing/upgrading the network, reduced deployment and maintenance cost, ease of relocation of devices, improved fault localization, and isolation [26] . In this test case, we will consider an industrial application with a wireless requirement for the aforementioned reasons. It is important to mention that in some industrial applications, low energy may not be an issue because of the availability of a mains power supply.
In industry, hydraulic machines wear out with aging and this can create a loss to industry due to accidental stoppages. Traditionally, the engineers stop the machine in order to check its health status by examining the oil. The oil becomes contaminated with magnetic particles, which detach from the engine with aging. The stopping of a machine will decrease the machine's productivity. The stopping can be circumvented by means of the introduction of wireless smart cameras, which continuously monitor the machines as shown in Fig. 2 . The smart camera will automatically detect magnetic particles, measure their size, and transmit the information to the user.
2) Remote Water Meter Reading: In many countries, the electricity and water meters are electromechanical and replacing them with a digital option is expected to cost more than integrating a low-cost wireless smart camera system. In some cases, the manufacturers/regulators do not allow the already installed digital meter's alteration in order to introduce direct integrated methods. In remote meter reading [3] , a low-cost and low-power wireless smart camera is installed to monitor the meter and transmit the information regarding the counter digits to the receiver. This will assist the service providers in reducing the cost of hiring meter reading operators, users to remotely monitor their energy consumption, and service providers to identify leakage points in the system. The setup for remote meter reading is shown in Fig. 3 .
3) People Counting: People counting are usually performed using ray-trapping with fixed photocells and illuminators or using techniques, which involve PIR sensors, pressure sensors, and thermal sensors. The battery operated, wireless camera-based system offers another alternative with regards to people counting. This solution is compact and has the added advantage of surveillance over the other alternatives [5] . As discussed [5] , this application is limited to people counting instead of full-fledged detection. The setup for people counting is shown in Fig. 4 .
B. Processing Platform
To realize a wireless VSN, the vision algorithms have been implemented on a SENTIOF platform [28] , which is referred to as SENTIOF-CAM in this paper. SENTIOF-CAM integrates components, i.e., FPGA, microcontroller, SRAM, FLASH, CMOS sensor MT9V032 [29] , and an IEEE 802.15.4 complaint transceiver in a single platform. The block diagram of SENTIOF-CAM is shown in Fig. 5 . To receive the data at the server side, an IEEE 802.15.4 compliant transceiver embedded in a SENTIO32 [27] platform has been used.
C. Resource Utilization, Power, and Performance Parameters
According to the tasks' partitioning approach [30] , the tasks implemented on the VSN are shown in Fig. 6 , whereas the tasks processed on the server are shown in Fig. 7 . It is important to mention that on the server side, depending on the application requirements, the ordering and types of tasks could be changed. The resource utilization of the individual VSN tasks is shown in Table I . The resource utilization for the final implementation in which all the modules are integrated is given in Section V. In relation to the final implementation, logic resources of any specific strategy can exceed the combination of the individual functions because the integration and synchronization requires extra logics. The processing time for each vision task is measured by means of a logic analyzer and can be calculated using
where Lt is the latency of each task, f is frequency, Row represents rows, Col represents columns, and Ls represents low line sync. The power consumption of the VSN strategies is measured using an Agilent 34410A meter [38] at a sampling frequency of 10 kHz. The time spent on transmitting the results to the server is measured on the actual hardware.
IV. SENTIOF-CAM ARCHITECTURE
The target architecture for this paper is shown in Fig. 8 and has been implemented on the SENTIOF, which is discussed in Section III-B. The front-end tasks, background storage model, and bilevel video coding have been implemented on an FPGA. The background storage in the FLASH memory is controlled by a state machine as shown in Fig. 9 . After segmentation and morphology, the bilevel video coded data is transmitted to a server for further processing. It is important to mention that VSN tasks are the same and are fixed for different applications with the exception of the parameters, i.e., image sizes and threshold values.
However, on the server side, there is a greater flexibility for incorporating different tasks and machine vision libraries. This tasks' partitioning approach assists in proposing a reconfigurable and generic architecture as the initial data intensive tasks can be easily reused on hardware reconfigurable platforms as compared with control dominated postsegmentation tasks [14] , [31] . For conserving energy, the SENTIOF-CAM can be switched to a low-power state, referred to as the sleep state, when the required vision tasks have been performed. In sleep state, only the real-time counter is ON in order to keep track of the timing, whereas all other components, i.e., FLASH, FPGA, SRAM, and transceiver are OFF. In the proposed architecture, the minimum sleep duration should be 235 ms in order to effectively utilize the SRAM-based FPGA for duty-cycled VSN applications. This has been demonstrated in Section V.
Following this, a brief detail of imaging tasks is presented.
A. Front-End Tasks
Front-end tasks include image capturing, preprocessing, segmentation, and binary morphology. The preprocessing includes the background subtraction and filtering.
For background subtraction, the background image is stored in the FLASH memory [32] via a serial peripheral interface (SPI) at an initial stage after which, the current image is subtracted from the background image. In relation to the people counting application, the preprocessing includes an edge detect filter. In this paper, for proof of concept, we have used a sobel edge detect filter with a mask of 3 × 3. Following the preprocessing, segmentation is performed to partition the image into mutually exclusive connected binary regions. In binary morphology, erosion is followed by dilation, using a suitable size of the structuring element. During the erosion and dilation, required number of rows are stored in order to have the necessary neighborhood information for the operation.
B. Low-Complexity Background Storage
In the context of a resource constrained SRAM FPGAbased VSN, we propose a low-complexity background subtraction technique, which uses existing image scaling techniques for image resizing in order to have smaller storage requirements. For the subtraction, operation, the downscaled version is upscaled using an upscaling technique. Existing scaling methods include nearest neighbor, bilinear, bicubic, quadratic cubic, winscale, Lagrange, and Gaussian [33] , [34] . Some of these techniques, such as the Gaussian method, offer good quality but have higher computational complexity and require an approximately 22 times longer execution time as compared with that for the bilinear [33] . For the proposed background model, different image scaling techniques, including the nearest neighbor, averaging, bilinear, and bicubic with different scaling factors were first investigated for a real application [35] . In relation to image scaling techniques, the output image quality, complexity, and memory requirement depend on two factors, including scaling technique and scaling factor.
Therefore, we have considered these parameters in relation to selecting a suitable scaling technique for both upscaling and downscaling. Based on experimentations [35] , it was concluded that averaging for downscaling and the nearest neighbor for upscaling, with a scaling factor of 8, are suitable for the machine vision applications. The scaling factor of 8 means scaling in both width and height. It is important to mention that averaging during downscaling introduces blurring effect and the nearest neighbor during upscaling might introduce artifacts. However, for images with a smooth texture, they both offer good results [34] [35] [36] . Depending on the requirements, spatial and antialiasing filters can be applied on the server side as shown in Fig. 7 . These techniques have been investigated for indoor machine vision applications with controlled lighting and smooth texture background. For applications with an outdoor environment, this background subtraction technique requires investigation. Nonetheless, the proposed technique will reduce the memory requirement by a factor of up to 64 in addition to a reduction in the design/implementation complexity as compared with the background model, which involves the storage of the whole frame. In this paper, the proposed background storage and subtraction technique is implemented on hardware and the functionality is verified on the hardware. The background storage and subtraction model is shown in Fig. 10 and the state machine for controlling the background storage is shown in Section IV-B.
1) Background Storage:
For background image storing, the scaled down image by a factor of 8 is stored in the internal memory of the FPGA. The image size for two of the investigated applications, namely particle detection and meter reading, is 640 × 400. The image size for people counting is 640 × 320. The internal memory will lose its contents after power down. The contents that are lost, require the generating of the image after each wake up cycle, which is costly in terms of computation and energy consumption. It is important to mention that the background remains constant for a long time in many machine vision applications [5] , [35] . To handle this situation, the background scaled down image is stored in the nonvolatile FLASH for later use. After each wake up cycle, the scaled down image is read out from the FLASH memory into the internal memory. If system parameters, i.e., lighting, location, and optics are changed, the background must be updated. For the subtraction operation, the scaled down image is accessed from the internal memory and is upscaled using a nearest neighbor technique. The background image reading, writing, and erasing can be controlled by sending a command of size 1 byte from the microcontroller as shown in the state machine of Section IV-B.
2) RTL Model of Image Down and Upscaling:
The architecture for image downscaling, using the averaging technique, is shown in Fig. 11 . A scaling factor both for the width and height of the image can be set and controlled by column and row counters. A line buffer holds the intermediate summation values of the scaled down window pixels. For example, the sum value of a scaling window of 8 × 8 is stored in the line buffer in one location. When a specific scaling factor is reached in both the width and height directions, a signal is generated to summation and division/shift right, in order to perform division by right shifting the bits of the summed values and storing them in the internal memory of the FPGA. In the mean time, the pixels' values for the current scaling window will start summing. For upscaling, the nearest neighbor is used. This method requires the sampling of the nearest pixels to the original image [35] and the implementation is straightforward.
3) Background Subtraction: For the background subtraction operation, the pixels from the background image are read out in advance in order to synchronize them with the current frame pixels for the subtraction operation. After the subtraction operation, the pixel data is forwarded for further processing.
C. Bi-Level Video Coding
To reduce the amount of transmission data, we have developed and implemented a new bilevel video coding technique [30] . The architecture for this bilevel technique is shown in Fig. 12(a) and the output data format is shown in Fig. 12(b) . The fundamental components of bilevel video coding include G4 compression, change coding, region of interest (ROI), coding, and Huffmanrun length code mixer. In G4, the coding scheme uses a 2-D line-by-line coding in which the position of each changing picture element, rather than alternating white and black runs in each scan line, is considered [37] . Change coding searches for the changes in consecutive frames. A change coded image is shown in Fig. 13 (e) for image sequences of Fig. 13(c) and (d) . The change coding removes similar objects. The ROI coding isolates those binary image regions, which have objects. An ROI coded image is shown in Fig. 13(f) for the image sequence of Fig. 13(d) . The run length codes, representing the presence of objects in the rows, are transmitted together with the Huffman codes of the ROI image to the server. The proposed video coding, comprising of the aforementioned components, has the flexibility to perform the following coding schemes: 1) image coding; 2) change coding; 3) ROI coding; 4) change-ROI coding. Depending on the application and environmental factors, i.e., the speed of the object and the lighting, the output data produced by the four coding schemes could be different and the coding should select the smaller bit stream based on the four schemes. Change coding requires the storage of the compressed frame in the nonvolatile memory for duty cycling. The storage of a run length coded frame requires additional delay and energy. The additional delay is associated with sector erasing and page programming. For page programming, sector erasing is required. The typical time for sector erasing is ∼30 ms for 4 kB. Each page programming in the FLASH memory requires typically 0.7 ms [32] . This time is greater as compared with the transmission of data with ROI coding. Therefore, in this paper, video coding with ROI coding has been selected.
V. RESULTS AND DISCUSSION
The proposed VSN architecture is implemented on real hardware and its functionality is verified for three applications, namely particle detection, remote meter reading, and people counting. The sample images for the three test applications are shown in Fig. 14. The experiments are performed 100 times in order to check the effect of changing ambient lighting conditions. With constant LED lighting, the results are good and imaging tasks are able to properly segment the objects. Table II shows the resource utilization of the complete design obtained by the Xilinx synthesis tool ISE [19] . For energy measurement, the average current was used to calculate the power consumption of sleep, sleep-to-wakeup, and wakeup states for one duty cycle for a 3.6 supply voltage. The instantaneous current is shown in Fig. 15 . Table III shows the time and power required by different states for one duty cycle. The configuration time for uncompressed bit streams of 3 731 264 bits was measured to be 23.6 ms and the average current was measured to be 33.8 mA. The average current consumption at 3.6 V resulted in an energy consumption of 2.8 mJ.
For the configuration process, the SPI bus width was set to quad-mode at a frequency of 66 MHz. The power consumption and time required by the processing and communication processes are also shown in Table III . During processing, other components, including image sensor, FLASH memory, and microcontroller are also powered ON. For communication purposes, the radio transceiver was operated with a transmission throughput of 250 kb/s and an output power level of 5 dBm. The microcontroller was clocked at 16 MHz in order to coordinate radio communication activities and duty cycling for the SENTIOF-CAM. The sleep current for the SENTIOF-CAM in which only the real-time counter was ON, was measured to be 87 µA at 3.6 V. Table III includes the LED lighting energy of 48 µJ for a one frame exposure.
Following this, the VSN is compared against the published systems.
A. Comparison Mechanism
The direct comparison of different systems is a challenging task because of the number of parameters involved, i.e., environment, lighting, vision tasks, architecture, optics, video content and resolution, and so on. For an ideal comparison, these parameters should be similar. However, it is important to mention that due to limited access to other researchers' architectures, the comparison is not a fully objective process. The development of these systems for the purpose of comparison requires a significant amount of design and development efforts/costs and time.
Therefore, a suitable approach is to have a quantitative analysis based on some assumptions and provide the points of differences [30] . In [14] , a large number of systems are analyzed, each with different requirements. The one-to-one comparison of the proposed system with the VSN system of different application requirements is a challenging task because of the unavailability of data. However, a comparison of available essential parameters, i.e., power, performance, and compression efficiency is given in Table IV . The comparison results in Table IV show that the proposed system has a greater performance in terms of frames per second and has an average processing power, which falls close to the customized and microprocessor-based solutions. The communication energy, which contributes significantly to the overall energy [3] and transition states energy, are not mentioned for these systems. For detailed and fair comparison, it is necessary to select systems with the same characteristics but, it is a challenging task without the presence of standard selection criteria. The taxonomy proposed in [14] presented a mechanism for identifying a common class of systems. Using the aforementioned taxonomy, we have identified a class of systems, which is able to classify objects using binary data. In relation to this, three published systems, including particle detection [2] , remote meter reading [3] , and people counting [5] , having the same class as the proposed system, are identified for comparison with the proposed system.
In the particle detection system [2] , the video contents, resolution and environment are similar because experiments were performed under similar conditions. For SENTIOF-CAM, the energy values were measured on real hardware in which all the components were integrated in a single prototype board. The energy values for the published particle detection system were measured for individual components with a FLASH-based FPGA. The processing time of the published system did not include the configuration time, which could increase the energy consumption values. In addition to this, the sleep power for the published system was taken from a datasheet, which may lead to unrealistic values. Therefore, for the processing time, the power values have been extrapolated for the published system, according to the components used in the SENTIOF-CAM. The sleep energy of the SENTIOF-CAM is considered for the published particle detection system in order to provide a fair comparison. In remote meter reading and people counting, we have performed experiments in a real environment as described in the published system. The proposed VSN and published system have similar functionalities and the output is the same for the total system. The main difference is that in published systems, the vision tasks together with conventional compression schemes are processed locally on the VSN. In comparison to this, in the proposed system, only the preprocessing tasks together with a lightweight bilevel coding are implemented on the VSN using a hardware reconfigurable platform, whereas the control dominated tasks are moved to a server. This approach offers flexibility to use efficient algorithms for control dominated tasks, i.e., detection, classification, and recognition on the server. This approach will reduce design complexity on the hardware and will reduce the processing energy consumption [30] . For fair comparisons, we have performed the experiments in a real environment for 100 different samples in order to obtain average values for the output data.
A brief discussion relating to the comparison of energy consumption, output data reduction, and performance is provided in Section V.
B. Energy, Output Data, and Performance Comparison
The comparison of energy consumption for the proposed VSN against the published systems is shown in Table V . In Table V , E Proc shows the processing energy consumption, and E Comm shows the communication energy consumption and the frames per second. For particle detection, the published system being selected is implemented on a FLASH-based FPGA [2] . The comparison in Table V shows that the processing energy of the SENTIOF-CAM for particle detection increases by approximately 1.4 times but the communication energy reduces by eight times. The processing energy of the FLASH-based system is different from previous values because, to offer a fair comparison, the energy consumption of the image sensor AVR32 and the FLASH memory is also included, in order to have a similar setup to that for the SENTIOF-CAM. With regards to the performance parameter in Table V , the investigated system frame rate is the same as that for the published system. This shows that the SRAM FPGA-based VSN can achieve similar results to that for a FLASH-based FPGA.
For remote meter reading, the proposed solution can offer up to a 69 times energy reduction as compared with the existing solution as shown in Table V . With regards to individual components, for the proposed solution, processing energy is reduced by approximately 37 times and the communication energy is reduced by approximately 825 times. One of the reasons is that the published solution has been implemented using a software platform. The performance of the system is increased from 0.03 to 48 frames/s. The processing energy in Table V is different to that of [30] because of different processing platforms and coding modification for SRAM FPGA as discussed in Section IV-A-C. In relation to the people counting application, the proposed solution offers an approximately three times smaller communication energy for the same resolution. In addition to this, the proposed solution offers a times greater performance in terms of frames per second while still having programmability as compared with the published customized-based solution. The conclusion, which can thus be drawn is that strategies are required to be devised for customized solutions, which can efficiently handle both the processing and communication energy of the VSN.
C. Lifetime
The lifetime prediction is based on measured energy values of sleep-to-wakeup, wakeup, and sleep states. The lifetimes of the systems for particle detection, remote meter reading, and people counting are given in Fig. 16 . For the lifetime calculation, the active time was considered to be 100 ms, and after this, the VSN is required to be switched to a sleep state. A battery with a capacity of 37.44-kJ energy was considered for the lifetime calculation. It is assumed that the battery would offer a constant performance and zero leakage. The lifetime for the published particle detection system is ∼3.5 years, whereas, the lifetime of the proposed VSN is ∼3.2 years with a sample period of 5 min.
The lifetime for a published remote meter reading VSN with an 8-bit PIC microcontroller is ∼0.34 years (4 months), whereas the lifetime of the proposed VSN is ∼3.2 years with a sample period of 5 min. It is, however, noted that for greater sample rates such as those greater than 45 min, the lifetime of the published system increases because of the smaller sleep power (0.09 mW) consumption of the published solution. This shows that for high sample rates, the proposed solution offers good results, whereas for low sample rates, the published system offers good results. The lifetime of the published VSN system for the people counting application is 2.9 years, whereas the lifetime for the FLASH-based FPGA and microcontroller contribute to the proposed system is 3.11 years. In the published system, sleep energy, whereas in the proposed system, only the microcontroller contributes to the sleep energy. It is thus concluded that a SRAM-based FPGA can be effectively used for duty cycled WVSN applications. It is further concluded that a VSN with a smaller energy consumption, a generic architecture and low complexity can be achieved using the design matrix of tasks' partitioning, bilevel video coding, low-complexity background subtraction, and duty cycling on existing reconfigurable platforms.
VI. CONCLUSION
In this paper, a low-complexity, energy-efficient, and reconfigurable wireless VSN architecture has been presented by using a SRAM FPGA. The proposed sensor node architecture has been the result of an analysis, which considers tasks' partitioning between the sensor node and server, lowcomplexity background subtraction, bilevel video coding, and duty cycling on a SRAM-based FPGA. In our proposed sensor node architecture, the initial data dominated vision tasks are implemented locally on the SRAM FPGA and the control dominated complex tasks are processed on the server. For the smaller memory requirement and duty cycling scenario, a low-complexity background model was developed with the assistance of image scaling techniques in order to store a scaled version of a background image in the FLASH memory. For the subtraction operation, the image is upscaled using a suitable interpolation technique. Using a scaling factor of 8, for both the height and width, the proposed subtraction model reduced the memory requirement by a factor of 64.
This paper investigates the use of duty cycling for a SRAM FPGA-based VSN. The investigation based on an actual hardware implementation shows that the SRAM FPGA-based sensor node can effectively utilize duty cycling for energy conservation. The measured energy values shows that a sensor on the SRAM-based FPGA can achieve a lifetime of 3.2 years for a sample period of 5 min, for the available 37.44-kJ energy. The conclusion thus drawn is that a SRAM FPGAbased wireless VSN can achieve smaller energy consumption, generic architecture, and low-complexity using the proposed design matrix of tasks partitioning, low complexity background subtraction, bilevel video coding, and duty cycling.
